Regviz

Espressif Systems /ESP32-P4 /ASSIST_DEBUG /CORE_1_INTR_RLS

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CORE_1_INTR_RLS

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Espressif Systems/ESP32-P4/ASSIST_DEBUG/CORE_1_INTR_RLS#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (CORE_1_AREA_DRAM0_0_RD_RLS)CORE_1_AREA_DRAM0_0_RD_RLS 0 (CORE_1_AREA_DRAM0_0_WR_RLS)CORE_1_AREA_DRAM0_0_WR_RLS 0 (CORE_1_AREA_DRAM0_1_RD_RLS)CORE_1_AREA_DRAM0_1_RD_RLS 0 (CORE_1_AREA_DRAM0_1_WR_RLS)CORE_1_AREA_DRAM0_1_WR_RLS 0 (CORE_1_AREA_PIF_0_RD_RLS)CORE_1_AREA_PIF_0_RD_RLS 0 (CORE_1_AREA_PIF_0_WR_RLS)CORE_1_AREA_PIF_0_WR_RLS 0 (CORE_1_AREA_PIF_1_RD_RLS)CORE_1_AREA_PIF_1_RD_RLS 0 (CORE_1_AREA_PIF_1_WR_RLS)CORE_1_AREA_PIF_1_WR_RLS 0 (CORE_1_SP_SPILL_MIN_RLS)CORE_1_SP_SPILL_MIN_RLS 0 (CORE_1_SP_SPILL_MAX_RLS)CORE_1_SP_SPILL_MAX_RLS 0 (CORE_1_IRAM0_EXCEPTION_MONITOR_RLS)CORE_1_IRAM0_EXCEPTION_MONITOR_RLS 0 (CORE_1_DRAM0_EXCEPTION_MONITOR_RLS)CORE_1_DRAM0_EXCEPTION_MONITOR_RLS

Description

core1 monitor interrupt enable register

Fields

CORE_1_AREA_DRAM0_0_RD_RLS

Core1 dram0 area0 read monitor interrupt enable
CORE_1_AREA_DRAM0_0_WR_RLS

Core1 dram0 area0 write monitor interrupt enable
CORE_1_AREA_DRAM0_1_RD_RLS

Core1 dram0 area1 read monitor interrupt enable
CORE_1_AREA_DRAM0_1_WR_RLS

Core1 dram0 area1 write monitor interrupt enable
CORE_1_AREA_PIF_0_RD_RLS

Core1 PIF area0 read monitor interrupt enable
CORE_1_AREA_PIF_0_WR_RLS

Core1 PIF area0 write monitor interrupt enable
CORE_1_AREA_PIF_1_RD_RLS

Core1 PIF area1 read monitor interrupt enable
CORE_1_AREA_PIF_1_WR_RLS

Core1 PIF area1 write monitor interrupt enable
CORE_1_SP_SPILL_MIN_RLS

Core1 stackpoint underflow monitor interrupt enable
CORE_1_SP_SPILL_MAX_RLS

Core1 stackpoint overflow monitor interrupt enable
CORE_1_IRAM0_EXCEPTION_MONITOR_RLS

IBUS busy monitor interrupt enable
CORE_1_DRAM0_EXCEPTION_MONITOR_RLS

DBUS busy monitor interrupt enbale

Links

()

Register License

Copyright 2024 Espressif Systems (Shanghai) PTE LTD

Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License. You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data